High Speed PCB Design Guide

High speed PCB design begins when signal rise times become fast enough that transmission line effects dominate board behavior. For modern digital interfaces — PCIe Gen 4/5, DDR4/DDR5, USB 3.x/4, 25GbE and above — every trace is a transmission line, every via is a discontinuity, and every return path gap is a potential EMI source. This guide covers the practical layout decisions that determine whether a high-speed design passes compliance testing or requires a costly board re-spin.

Impedance matching

High-speed interfaces specify characteristic impedance for both single-ended and differential traces. PCIe specifies 85-ohm differential. DDR4 specifies 40-ohm single-ended for DQ lines. USB 3.0+ specifies 90-ohm differential. These impedance targets must be achieved within the manufacturing tolerance (typically ±8-10%) across the entire trace length. The stackup must be designed with these impedance targets in mind before routing begins — not adjusted after the layout is complete.

Use a 2D field solver to calculate trace widths for each impedance target on each layer. Account for the actual Dk of the laminate at the signal frequency, the copper thickness, the etch factor (trapezoidal cross-section) and the solder mask loading on outer layers. Generic online impedance calculators using simplified formulas introduce errors that can push the fabricated impedance outside specification.

Length matching and timing

Differential pairs must be length-matched to maintain signal integrity. The skew between the positive and negative traces of a differential pair must be kept below the specification limit — typically 5-10 mils for multi-gigabit SerDes interfaces. Within DDR memory buses, data lines (DQ) must be length-matched within a byte group, and address/command lines must be length-matched within their group. The matching tolerance tightens with increasing data rate.

Implement length matching through serpentine routing (accordion patterns) placed as close to the source of the length discrepancy as possible. Avoid large serpentine patterns concentrated at one end of the trace — this creates localized impedance variations and coupling between adjacent segments. Keep serpentine segment spacing at least 3x the trace width to minimize self-coupling.

Via optimization

Every signal via introduces a capacitive discontinuity that creates an impedance bump and reflects a portion of the signal energy. At data rates above 10 Gbps, via optimization becomes critical. Use back-drilled vias or blind vias to eliminate the via stub — the unused portion of the via barrel below the target layer. A 40-mil stub on a standard via creates a resonance that can notch the channel response by 10 dB or more at the stub’s quarter-wave frequency.

Ground return vias must accompany every signal layer transition. Place a ground via within 50 mils of each signal via to provide a low-inductance return current path. For differential pairs transitioning between layers, use two ground vias (one on each side of the differential pair) to maintain impedance symmetry through the transition.

Return path management

High-speed signals require a continuous, low-impedance return path on the adjacent reference plane. When a signal trace changes reference planes (for example, from an inner signal layer referenced to ground plane 2, through a via, to another signal layer referenced to ground plane 3), the return current must also transition between the reference planes. If there is no low-impedance path for the return current, it will find an alternative path — potentially coupling into adjacent signals, radiating EMI, or causing ground bounce.

Place stitching capacitors (100 nF, 0402) near signal vias that change reference planes. For power plane references, the stitching capacitor bridges the AC impedance between the power plane and the ground plane, providing a return current path at signal frequencies.

Laminate selection for high speed

Standard FR-4 (Df ~0.02 at 1 GHz) is adequate for interfaces up to approximately 5 Gbps with short trace lengths. For 10 Gbps and above, the cumulative insertion loss on FR-4 typically exceeds the channel budget for traces longer than a few inches. Megtron 6 (Df 0.004) supports 10-28 Gbps. Megtron 7 (Df 0.002) supports 56 Gbps PAM4. Select the laminate based on channel loss simulation using the actual trace lengths, via counts and connector loss in your design.

Copper roughness matters at high frequencies. Specify HVLP (Hyper Very Low Profile) or equivalent smooth copper foil for signal layers carrying multi-gigabit signals. The difference between standard and smooth copper can be 1-2 dB per inch at 28 GHz — often the margin between passing and failing compliance.

Request a high-speed PCB quote

Upload your design files with impedance and stackup requirements. The engineering team will verify the stackup, review critical signal routing and confirm manufacturability for your high-speed design.

Request a Quote →